In finFET based designs interconnects have become major cause of worry. VLSI design engineers can now look forward for faster interconnect parasitics extract/RC extractions tools supporting finFET ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results